Improving the performance of superconducting qubits and resonators generally results from a combination of materials and fabrication process improvements and design modifications that reduce device sensitivity to residual losses. One instance of this approach is to use trenching into the device substrate in combination with superconductors and dielectrics with low intrinsic losses to improve quality factors and coherence times. Here we demonstrate titanium nitride coplanar waveguide resonators with mean quality factors exceeding two million and controlled trenching reaching 2.2 µm into the silicon substrate. Additionally, we measure sets of resonators with a range of sizes and trench depths and compare these results with finite-element simulations to demonstrate quantitative agreement with a model of interface dielectric loss. We then apply this analysis to determine the extent to which trenching can improve resonator performance.
Dielectric loss associated with two-level systems (TLS) at materials interfaces is a major contributor limiting coherence times and quality factors in superconducting qubit and resonator devices. [1] [2] [3] [4] [5] In order to mitigate these losses, previous work has employed a combination of improving materials, optimizing fabrication, and modifying designs. [6] [7] [8] [9] [10] Materials and fabrication efforts have focused primarily on lowering the density of TLS defects in bulk materials 11 , and reducing the presence of TLS-containing dielectrics 12 and chemical residues. 13 Device geometry and design parameter modifications have in turn been used to reduce device sensitivity to material losses by tailoring the structure's electromagnetic field profile. [14] [15] [16] Together these advances have yielded qubit T 1 times exceeding 50 µs [16] [17] [18] and resonator internal quality factors (Q i ) reaching 70 million at single photon-excitation powers.
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Despite these remarkable accomplishments, developing a complete understanding of interfacial TLS loss mechanisms has remained a challenge. For example, although materials with reduced TLS losses such as titanium nitride (TiN) have been used to realize high Q i resonators and long T 1 qubits, 20 the results often exhibit poor reproducibility in part due to the metal's sensitivity to ambient oxygen. 21 Additionally, while improvements in T 1 and Q i have been demonstrated through the use of substrate trenching to reduce interface participation, 10, 22, 23 the depth dependence and the degree to which deeper trenching improves device performance remains unclear. Finiteelement electromagnetic modeling of dielectric losses can be used to study these effects, but it must be paired with highly controllable and reproducible fabrication processes to make quantitative comparisons between experiment and simulations.
In this work, we present TiN coplanar waveguide (CPW) resonators with quality factors exceeding two million fabricated using a process capable of controlled trenching in the silicon substrate. To analyze losses in these devices, we perform finite-element electromagnetic simulations of a range of resonator geometries in order to analyze interfacial and substrate dielectric losses. We then demonstrate quantitative agreement between measured CPW resonator Q i 's and a model of interface losses. Furthermore, we use this tool to predict the marginal benefits of deep trenching for reducing losses in superconducting CPW resonators. The agreement supports the accuracy of interface participation ratio-based modeling of device losses and indicates future pathways for reducing loss in superconducting devices.
We study superconducting CPW quarter-wave resonators with a center trace width w ranging from 3 µm to 22 µm and gap g to ground ranging from 1.5 µm to 11 µm [see Fig. 1(a) ]. The devices were fabricated using a subtractive etch process on high resistivity 200 mm (001) silicon substrates (≥ 3500 Ω-cm). Prior to metal deposition, the substrates were prepared using an RCA clean in conjunction with megasonication. Without additional oxide removal steps or buffer layers, we reactively sputtered 150 nm of TiN using a titanium target in the presence of argon and nitrogen gas. We patterned the resonators using optical lithography and then etched the metal and underlying substrate using a combination of BCl 3 and Cl 2 gases. The total etch time was adjusted to control the trench depth (d ). We then used an in situ oxygen plasma ash followed by an ex situ hydroxylamine-based wet strip to remove the remaining photoresist. Figure 1(b) shows a representative CPW resonator cross section. With the sole exception of the variable etch time, we use a nominally identical fabrication process for all samples and therefore attribute differences in Q i to the trench depth and not to changes in the interfacial loss tangents. Further details of the chip design and fabrication process are provided in the supplementary material. the metal-to-substrate interface (MS, red), the substrate-to-air/vacuum interface (SA, blue), the metal-to-air/vacuum interface (MA, purple), and the bulk silicon substrate (Si, green).
understood by applying an interface participation ratio model similar to those used in References 7, 9, 10, and 14. In this model, the resonator dielectric losses are a linear combination of the loss tangents (tan δ i ) associated with energy absorbing TLS's in each region i, weighted by the fraction of the total electric field energy stored in that region, the participation ratio p i :
Because each lossy region contains an unknown combination of interface dielectrics and fabrication residues, in our analysis, we assign a unique tan δ i to each interface that is exposed to a distinct fabrication process. The participation ratios of the dielectric regions in our devices were calculated using two-dimensional (2D) COM-SOL electrostatic simulations 25 . We partition the device into the following lossy dielectric regions: the metal-tosilicon (MS, red), substrate-to-air/vacuum (SA, blue), and metal-to-air/vacuum (MA, purple) interfaces, and the bulk silicon substrate (Si, green), as depicted by the false coloring in Fig. 1(c) . To reduce the computational complexity, the interface participation ratio calculations were performed using 10 nm thick defect layers of a fixed dielectric constant = 10, despite general uncertainty in the actual interface properties. This results in ambiguity in the resulting values for tan δ i . However, due to the manner in which participation ratios scale with thickness and dielectric constant in the limit of a thin layer 14 , we can parameterize 1/Q T LS in Eq. (1) using scaled participation ratios P i and 'loss factors' x i that are independent of these quantities and are defined by 24 . For all resonator geometries, the trench sidewall angle Φ and depth d were determined using crosssectional scanning electron microscopy in order to accurately model the device electric field distribution. All devices exhibit angled sidewalls with Φ ranging from 93-109
• depending on the etch time and feature size.
To compare our interface loss simulations to our fabricated device performance, we characterized a series of resonators with a range of geometries by measuring the resonator chip transmission spectrum at 25 mK in a dilution refrigerator. Background ambient magnetic fields were reduced by mounting the package in a superconducting aluminum enclosure surrounded by a high magnetic permeability shield (Cryoperm). In each cooldown, twelve packages each containing a single chip comprising five resonators were measured using two separate measurement chains that incorporated a pair of 1 × 6 microwave switches operating at the base temperature stage of the dilution refrigerator. Each measurement chain included a series of microwave attenuators, filters, and isolators to reduce the samples' exposure to thermal radiation from hotter temperature stages. A broadband traveling wave parametric amplifier, 26 low-noise highelectron-mobility-transistor amplifier, and room temperature microwave amplifier were used to amplify the transmitted signal before measurement using a vector network analyzer. Each resonator was measured over a range of internal circulating powers from the single-photon limit up to approximately 10 6 photons using a non-linear frequency spacing to minimize data acquisition times. Resonator parameters were extracted using the fitting methods presented in Ref. 27 . Each device was measured repeatedly in the single-photon limit for approximately five hours, and the results were averaged in order to account for time-dependent Q i fluctuations. Similarly, multiple copies of the same device were measured to account for device-to-device variations and to establish error bars for each sample set.
Figure 2(a) shows an example of the dependence of Q i on the number of photons circulating in the resonator. The trend shows the typical saturation behavior of internal losses associated with TLS's. At low internal photon numbers(circulating power), the Q i , which we label Q LP , is dominated by absorption due to unsaturated TLS's.
3 At higher photon numbers, this loss mechanism saturates and Q i increases until it reaches another limiting value Q HP . At this power, the losses cease to be dominated by TLS's and are instead dominated by an unknown combination of other mechanisms such as vortices 28, 29 , radiation/packaging loss 5 , and/or nonequilibrium quasiparticles. 30 The Q LP and Q HP shown in Fig. 2 To study the effects of trenching down to 2.2 µm depth, we instead use a similar process with a thicker photoresist mask (4 µm vs. 1.1 µm) and a higher temperature postetch ash. This leads to an approximate and reproducible 15% reduction in mean Q i for a comparable set of devices with this resonator geometry and trench depth. To assess the reproducibility of this fabrication process, for the shallowest trenching shown here (150 nm), we have measured approximately 100 nominally identical resonators and observed that greater than 87% show Q i 's higher than 1 × 10 6 (mean of 1.6 × 10 6 ).
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Although TLS's are generally the dominant source of loss in superconducting CPW resonators at low temperature and circulating power, the losses that persist when TLS's are saturated can still reduce total Q i and contribute to device-to-device variation. All of the resonators we characterized exhibited TLS-saturation behavior similar to the data shown in Fig. 2(a) , yet we observed significant variation in Q HP . As a result, the differences we observed in Q LP were sometimes dominated by Q HP variations rather than altered interface participation. This resulted in behavior such as shown in Fig. 2(b) (green points and lines) where no discernible trend in Q LP vs. trench depth is observed. However, since we can separately measure Q HP by saturating the losses associated with Q T LS , we can subtract the contributions from other loss mechanisms to determine Q T LS from Q LP :
The blue points and lines in Fig. 2(b) show the Q T LS values determined from the Q LP values (green points and lines) vs. trench depth when this correction is performed independently for each device in the dataset. This data set exhibits the expected monotonic improvement in Q i as interface participation ratios decrease with increasing trench depths. The error bars represent 95% confidence intervals resulting from measuring 10-15 nominally identical devices for each depth. In order to develop a quantitative model of interface losses in our devices, we additionally characterized a series of resonator geometries ranging from (w, g) = (3 µm, 1.5 µm) to (w, g) = (22 µm, 11 µm) for trench depths between 0.15 µm and 2.2 µm. Each geometry in this dataset provides a linear equation of the form of Eq. (1) relating device Q T LS to loss factors associated with each dielectric region. While a single relationship is insufficient to determine each region's losses, multiple geometries with varying combinations of participation ratios form a set of linear equations that can in principle be used to determine each individual loss factor. However, in general, this matrix of participation ratios is very nearly singular for a wide range of planar geometries. This collinearity is readily apparent in the approximate proportionality of the MS and SA interface participation ratios at all depths shown in Fig. 3 . As a result, errors associated with the input Q T LS values and modeling inaccuracy prevent the determination of a unique solution to the system of equations. Nevertheless, we can perform a Monte Carlo analysis of the constrained least square optimization solution using our measured Q T LS values and error bars in order to determine a corresponding distribution of loss factors for the dielectric regions. For comparisons to previously reported loss tangents, see the supplementary materials 24 . A comparison between the measured Q T LS and the Q T LS predicted by this model is shown in Fig. 2(c) with the corresponding error bars for the 19 device geometries that we measured. The dashed green line represents the values where the measured and predicted Q T LS correspond exactly. This model can also be used to determine predictive bounds for resonator Q T LS for devices with other geometries and trench depths. The region of 95% confidence in this prediction is shown in Fig. 2(b) for (w, g) = (16 µm, 8 µm) devices (pink shaded region) over the range of trench depths we studied. The predicted Q T LS agree well with the measured values, indicating that the interface losses are likely uniform between resonators with different trench depths.
To determine the extent to which Q T LS can be improved with increasing trench depth, we simulate the interface participation ratios for depths comparable to those achievable through deep silicon etching 23 for multiple geometries and assuming perpendicular sidewall angles (Φ = 90
• ). Figs. 3(a) and 3(b) show MS (red), SA (blue), MA (purple), and Si (green) participation ratios for two representative coplanar resonator geometries (w, g) = (6 µm, 3 µm) and (16 µm, 8 µm) as a function of trench depth from d = 0.15 µm to d = 80 µm. The interface participation decreases with trench depth, and it asymptotes beyond a depth that is dependent on the CPW gap. The blue dashed line indicates the depth at which the total bulk and interface participation reaches within 1% of the asymptotic value. In general, we observe that trenching beyond a depth of approximately d = 10g ceases to further reduce the participation ratios in the device interfaces or the silicon substrate. This asymptotic behavior can be contrasted with the logarithmic dependence at 1-10 µm depths simulated in Ref. 10 .
In summary, we have demonstrated trenched TiN resonators with a mean Q i of 2.2 million. Characterization of sets of devices with a range of CPW dimensions and trench depths has enabled us to produce a model of dielectric losses that quantitatively agrees with our measured Q i 's and can be used to predict device performance within the bounds set by the model uncertainty. Furthermore, we have used this form of participation ratiobased device modeling to predict the extent to which deep trenching can improve dielectric losses in superconducting CPW resonators. Altogether these results indicate that trenching significantly reduces aggregate interface dielectric losses in superconducting CPW resonators and that significant further improvements in total Q i are possible by mitigating loss contributions from non-TLS related sources. Additionally, it may be possible to combine the analysis method we use to model dielectric losses in our system with more drastic geometry changes in order to more accurately determine interface losses as a tool for process qualification and device improvement. Both approaches would provide essential information for reducing dielectric losses in superconducting quantum devices.
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I. FABRICATION DETAILS
All devices reported in the main text were fabricated on high resistivity 200 mm (001) Si wafers (>3500 Ω-cm). Prior to thin film growth, the bare wafers were first cleaned using a combination of megasonication and RCA clean process. The wafers were then coated with 150 nm of TiN in a DC reactive magnetron sputtering system with a background pressure in the low 10 −8 torr range. The deposited metal layer had film stress (σ = 0 ± 150 MPa), similar to other reports of high Q i TiN resonators. S1 These conditions were used for all devices measured in this work. This process yielded a typical resistivity variation of approximately 35% (8.5 to 11.5 ohms/2) across the entire 200 mm wafer (< 6% over the center 75mm). At low temperature, this material exhibited a kinetic inductance of approximately 2.15 picohenries/2, which was accounted for in device designs in order to achieve the desired device frequencies.
After deposition, the wafers were patterned using a subtractive etch process and i-line photolithography using a wide field stepper. We chose to use a thick photoresist instead of a hard mask to maintain a process flow similar to our highest Q i fabrication process while also allowing for trenching up to a maximum depth of 2.2 µm. After developing the photoresist, the wafers were etched using BCl 3 and Cl 2 plasma. The etch time was varied in order to control the trench depth. Without breaking vacuum, the remaining photoresist was partially stripped using an oxygen plasma. After removing the wafers from the tool, an additional wet chemical strip was used to complete the photoresist removal. The wafers were then coated in photoresist for dicing into 5 mm by 5 mm chips. A typical resonator chip is shown in Fig. S1 .
The device chips consisted of superconducting coplanar waveguide (CPW) quarter-wave resonators with a center trace width w ranging from 3 µm to 22 µm and gap g to ground ranging from 1.5 µm to 11 µm [see Fig. 1 perforated to trap vortices that might arise due to stray magnetic fields, S2,S3 and the ground plane is connected to the package ground through many parallel wirebonds.
II. MEASUREMENT HARDWARE
All measurements in this work were performed in one of two liquid helium dilution refrigerators with a base temperature of 20 mK outfitted with microwave coaxial cabling from room temperature to the base temperature stage. The inner walls of the liquid helium storage dewar were lined with three nested layers of high permeability magnetic shielding in order to expel background magnetic fields. To further reduce background fields, the sample space was enclosed in a superconducting aluminum shield and only non-magnetic metals and microwave components were used within this enclosure. This aluminum enclosure was lined with infrared absorbing material to absorb any stray light that could generate non-equilibrium quasiparticles in the devices under test. Twelve device packages each containing a chip with five resonators were cooled down during each measurement cycle. The base temperature stage of the dilution refrigerator was stabilized at 25 mK throughout the entire measurement process. Figure S2 shows a diagram of the measurement setup used to characterize the devices presented in this work. A vector network analyzer at room temperature measured the microwave transmission signal through the dilution refrigerator coaxial measurement chain. The input signal was attenuated by 40 dB at room temperature before undergoing another 40 dB of cryogenic attenuation at various stages of the dilution refrigerator. The lowtemperature cryogenic attenuators and wideband (12-50 GHz) low pass filters were included to prevent thermal radiation from appreciably heating the device-under-test. A pair of 1 × 6 microwave switches were used to measure multiple chips at low temperature on each measurement chain during each dilution refrigerator cooldown. A cryogenic isolator with ≥ 36 dB of isolation was placed immediately after the devices to prevent signals from being reflected back towards the devices due to impedance mismatches in the amplification chain. A directional coupler combined the measurement signal with an offresonant, continuous wave pump at the input of a Josephson junction traveling wave parametric amplifier in order to achieve approximately 20 dB of nearly quantumlimited amplification. This amplified signal was then passed to a high-electron mobility transistor amplifier for further amplification. Another cryogenic isolator with ≥ 18 dB of isolation and a wideband low-pass filter were placed between the amplifiers in order to prevent thermal radiation and any reflected signals from reaching the base temperature stage. Once the signal reached room temperature, it was further amplified prior to measurement using the vector network analyzer. Each dilution refrigerator contained two separate, identical measurement chains that allowed for 60 total resonators to be measured during each cooldown.
III. PARTICIPATION RATIO CALCULATIONS
The participation of a single dielectric region, p i , is defined in Eq. S1:
where U i is the electric field energy stored in region i, U tot is the total electric field energy stored in all regions i, E is the local electric field, and i is the dielectric constant of the region i. The volume integrals in the numerator and denominator occur over region i and the entire volume of interest, respectively. If the actual dielectric layer participation ratios p i were known exactly, the TLS-limited Q value, Q T LS , for a resonator would be given by Eq. S2:
where tan δ i is the loss tangent of region i. Accurate calculation of participation ratios requires precise knowledge of the permittivity and thickness of each dielectric interface region, and these values are generally unknown. As a result, the loss tangents cannot be derived directly from measurements.
Many previous studies use an assumed value for one or both interface parameters when calculating participation ratios. In contrast, by assuming that the defect layers are very thin, and accordingly that the participation ratios scale predictably with thickness and dielectric value S7 , we instead introduce 'loss factors' x i as surrogates for loss tangents, as defined in Eq. S3 and S4:
defines loss factors where the electric field is parallel to the dielectric region, and Eq. S4 defines loss factors where the electric field is orthogonal to the dielectric region. In both cases, the loss factors are dimensionless and account for the loss tangents and scaling of the actual defect layer thicknesses and permittivities, t i and i , relative to those used in the participation ratio simulations, t nom,i and nom,i . The Q T LS of the resonator can then be expressed as a function of simulated participation ratios P i and loss factors as shown in Eq. S5:
Simulated dielectric layer participation ratios for all trenched CPW resonator geometries were obtained using 2D electrostatic simulations in COMSOL. The center trace width w, gap-to-ground g, trench depth d, and sidewall angle Φ of all simulated CPW resonators were determined from cross-sectional scanning electron microscope images of fabricated devices. When simulating geometries at trench depths that were different than those we characterized, the trench sidewall angles were interpolated from surrounding values. All simulations were performed using a 10 nm thick dielectric layers with =10 0 . The interface dielectrics layers of the CPW structures were partitioned into four regions: metal-tosubstrate (MS), substrate-to-air/vacuum (SA), metal-toair/vacuum (MA), and the silicon substrate (Si) as depicted in Fig. 1(c) of the main text. The following assumptions were applied for analyzing loss contributions from different surfaces:
Equations S6 and S7 result from the boundary conditions imposed by assuming perfectly superconducting metals. Equations S8 was derived empirically from our finite-element simulations and was assumed in order to simplify the resulting analysis.
The relations in Eq. S6-S8 result in the following approximations for the loss factors:
x Si ≈ tan δ Si (S12)
Q T LS can then be written as a sum of individual defect layer components as shown in Eq. S13.
Using Eq. S6 through Eq. S12, Eq. S13 can be rewritten as shown in Eq. S14:
The loss factors can be found directly by solving a system of equations of the form of Eq. S14 for a series of resonators with simulated dielectric layer participation ratios and the measured Q T LS . This system of equations can be represented in matrix form as shown in Eq. S15:
where [1/Q T LS ] is a column vector with the number of rows equal to the number of distinct resonator geometries, [P ] is the participation matrix with the number of rows equal to the number of distinct resonator geometries and the number of columns equal to the number of relevant dielectric regions, and [x ] is a column vector with the number of rows equal to the number of relevant dielectric regions.
We determine the loss factors for our trenched CPW resonator fabrication process by solving Eq. S15 for a range of resonator dimensions and trench depths. and uncertainty of our measured Q T LS values. Fig. S3 shows a flow diagram depicting how Monte Carlo extractions of loss factor vectors are performed starting from sampling of statistically possible Q T LS and how the output set of extracted loss factor vectors is converted to predicted Q values. The results, presented in Fig. 2(c) of the main text for 10,000 Monte Carlo iterations, show good agreement to the fit of the measured data to the participation model (Eq. S14). The error bars represent the 95% confidence intervals.
The mean best-fit loss factors found when performing the Monte Carlo analysis of the least-squares solutions used to produce the data shown in Fig. 2(c) in the main text are given in Eq. S16: 
The solution values for x M S , x SA , and x M A are approximately evenly distributed throughout the ranges shown in S17. x Si exhibits an approximately Guassian distribution with a standard deviation given by the uncertainty given in S17.
The uncertainty in these values results from multiple contributions. First, the error in the estimation of the mean Q T LS values derived from measurement statistics results in a range of possible solutions to the set of linear equations Eq. S15. Second, the nearly singular nature of the matrix [P] prevents a unique solution from being identified. Finally, although we have sought to minimize these contributions, systematic errors such as incomplete characterization of the device geometry or residual contributions of Q HP to Q T LS may contribute to uncertainty in the loss factor solution. Nevertheless, the correlation between the measured and predicted Q T LS shown in Fig.  2(c) of the main text in the main text demonstrates that these values have predictive power within a tolerance set by the loss factor uncertainty.
In order to convert these values to true loss tangents, the extracted loss factors can be combined with Eqs. S3 and S4 using the nominal dielectric interface parameters used in simulations ( nom = 10 0 and t nom = 10 nm) and reasonable assumptions for the properties of each interface: th M S = 2 nm, t SA = 2 nm, t M A = 2 nm, M S = 11.7 0 , SA = 4 0 , M A =10 0 . The resulting mean 
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(S18)
The ranges of output corresponding to these mean values are shown in S19:
[tan δ] Range = 0≤ tan δ M S ≤1.5×10 
Despite the uncertainty in the loss factors, dielectric interface thicknesses and dielectic constants, the best-fit loss tangent values all fall within the reported range of loss tangents for these materials and interfaces from the literature, as shown in Table I .
